University of Cambridge > Talks.cam > CAS FPGA Talks > Parallel Computation of the Phylogenetic Likelihood Kernel in HW and SW

Parallel Computation of the Phylogenetic Likelihood Kernel in HW and SW

Download to your calendar using vCal

  • UserDr. Alexandros Stamatakis, Exelixis Lab, Department of Computer Science, Technische Universität München
  • ClockTuesday 31 March 2009, 14:30-15:30
  • HouseMahanakorn Laboratory, EEE.

If you have a question about this talk, please contact Dr George A Constantinides .

The Phylogenetic Likelihood Kernel (PLK) is an important and compute-intensive Bioinformatics function that is used to infer phylogenetic (evolutionary) trees from molecular sequence data. This kernel typically consumes 85-95% of the total run time in algorithms for phylogeny reconstruction which represent a common task in biological data analysis.

I will briefly outline the underlying mathematical ideas at an abstract level. Then, I will describe a dedicated HW architecture to compute the PLK and address parallelization strategies for various computer architectures such as current multi-core systems and the IBM BlueGene/L.

I will conclude with a brief overview of future work and potential topics for joint work.

This talk is part of the CAS FPGA Talks series.

This talk is included in these lists:

Note that ex-directory lists are not shown.

 

© 2006-2025 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity