University of Cambridge > Talks.cam > Logic and Semantics Seminar (Computer Laboratory) > Decoding Nets: A Formal Take on Address Translation

  Browse A-Z

Log in

University Account External (via Google)

🔐 Log In

Information on

Subscribing to talksdetails Finding a talkdetails Adding a talkdetails Disseminating talksdetails Help and Documentationdetails

ℹī¸ Information

Decoding Nets: A Formal Take on Address Translation

Download to your calendar using vCal

  • UserBen Fiedler, ETH
  • ClockThursday 28 July 2022, 16:00-17:00
  • HouseFW26.

If you have a question about this talk, please contact Jamie Vicary .

Modern computing hardware is enormously complicated: a single memory request traverses multiple hardware translation and caching steps until it reaches its intended destination, which often appears at different physical addresses for different requesters.

Correctly capturing the complexity of this process is essential for correct system operation and system verification. We introduce decoding nets, a formal description for memory and interrupt systems, which we have successfully used in practice for page table generation, memory management and interrupt controller configuration.

Furthermore, we are actively using them to verify isolation guarantees of the ARM confidential compute architecture.

This talk is part of the Logic and Semantics Seminar (Computer Laboratory) series.

This talk is included in these lists:

Note that ex-directory lists are not shown.

Other lists

Keynes Hall, BHRU Annual Lecture 2016 FW26, William Gates Building. Zoom link: https://cl-cam-ac-uk.zoom.us/j/4361570789?pwd=Nkl2T3ZLaTZwRm05bzRTOUUxY3Q4QT09&from=addon

Other talks

The spread of environmental cost-benefit analysis in UK government, c.1966-1995: representing the public in the Anthropocene Title to be confirmed title abstract tba Teams Announced Title to be confirmed Summer Cactus & Succulent Show
 

Š 2006-2025 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity