![[Search]](/static/images/search.gif){kind=small}
![[A-Z Index]](/static/images/az.gif){kind=small}
![[Contact]](/static/images/contact.gif){kind=small}
![[University of Cambridge]](/static/images/identifier2.gif){kind=small}
![[Talks.cam]](/static/images/talkslogosmall.gif)
Prof Yu Zhibin, Shenzhen Institutes of Advanced Technology
Tuesday 02 August 2016, 14:00-14:45
Barrier-Aware Warp Scheduling for Throughput Processors
â ī¸ Important: Note unusual time
- đ¤ Speaker: Prof Yu Zhibin, Shenzhen Institutes of Advanced Technology
- đ Date & Time: Tuesday 02 August 2016, 14:00 - 14:45
- đ Venue: Lecture Theatre 1, Computer Laboratory
Questions? Contact
Prof Simon Moore
Abstract
Abstract not available
Series This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.
Included in Lists
- All Talks (aka the CURE list)
- bld31
- Cambridge Centre for Data-Driven Discovery (C2D3)
- Cambridge talks
- Chris Davis' list
- Computer Laboratory Computer Architecture Group Meeting
- Department of Computer Science and Technology talks and seminars
- Interested Talks
- Lecture Theatre 1, Computer Laboratory
- ndk22's list
- ob366-ai4er
- rp587
- School of Technology
- Security-related talks
- Trust & Technology Initiative - interesting events
- yk449
Note: Ex-directory lists are not shown.