BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Talks.cam//talks.cam.ac.uk//
X-WR-CALNAME:Talks.cam
BEGIN:VEVENT
SUMMARY:Designing Languages to Aid Verification - David Pearce (Victoria U
 niversity of Wellington)
DTSTART:20090227T151500Z
DTEND:20090227T161500Z
UID:TALK17186@talks.cam.ac.uk
CONTACT:Boris Feigin
DESCRIPTION:Automated Software Verification has received considerable atte
 ntion over the years\, with numerous success stories.  However\, software 
 written in mainstream programming languages is not routinely verified.  Wh
 ile some progress has been made on tools for this purpose -- most notably 
 ESC/Java and Spec# -- they have not seen widespread use.  The problem is t
 hat mainstream languages are simply not suited to verification.  In this t
 alk\, I want to examine why this is.  In particular\, to consider what lan
 guages constructs are problematic\, and how we might modify them to reduce
  these effects.  The goal is to find small changes to existing languages w
 hich offer big improvements.
LOCATION:GS15\, Computer Laboratory
END:VEVENT
END:VCALENDAR