BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Talks.cam//talks.cam.ac.uk//
X-WR-CALNAME:Talks.cam
BEGIN:VEVENT
SUMMARY:The Foundations of Apple-CORE:- DRISC\, Microthreading and SVP - C
 hris Jesshope\, University of Amsterdam
DTSTART:20110628T090000Z
DTEND:20110628T095000Z
UID:TALK31715@talks.cam.ac.uk
CONTACT:Prof Simon Moore
DESCRIPTION:This presentation will introduce the main abstractions adopted
  in the Apple-CORE project for the design of general-purpose multi-core pr
 ocessors. The strategy adopted was to capture\, in the ISA\, all of the co
 ncurrency exposed in an application. Then when matching this to available 
 resources\, to auto-sequentialise the code so as to avoid the potentials p
 itfalls to concurrent execution\, such as resource deadlock. This is in co
 ntrast to the current approach of auto-parallelising sequential code (out-
 of-order processors) or capturing concurrency according to the concurrency
  requirements of a given target (GP multi-cores\, GP GPUs etc.).\n\nChris 
 Jesshope holds the chair of System Architecture Engineering at the Univers
 ity of Amsterdam and leads the Computer Systems Architecture group in the 
 Institute for Informatics. He has been involved in all aspects of parallel
  computers over his 35-year research career\, from programming early super
 computers such as the Illiac V and Cray 1\, through to designing silicon c
 ircuits for the implementation of parallel computers. The CSA group has de
 veloped core compilers\, operating systems and software emulation for the 
 Apple-CORE general-purpose multi-core.\n
LOCATION:Lecture Theatre 2\, Computer Laboratory\, William Gates Building
END:VEVENT
END:VCALENDAR