BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Talks.cam//talks.cam.ac.uk//
X-WR-CALNAME:Talks.cam
BEGIN:VEVENT
SUMMARY:Energy Efficient Computing System - Research in NICS CAD Tsinghua 
 - Prof Yu Wang\, Tsinghua University
DTSTART:20130730T130000Z
DTEND:20130730T140000Z
UID:TALK46414@talks.cam.ac.uk
CONTACT:Prof Simon Moore
DESCRIPTION:In this talk\, I will introduce the research areas of CAD grou
 p in\nNano-Integrated Circuits and Systems Lab\, E.E. Dept.\,  Tsinghua\nU
 niversity. The first research topic is the power and reliability aware\nde
 sign methodology along with the CMOS technology scaling\, in which we\nfoc
 us on the modeling and mitigation techniques for leakage power and\nNBTI i
 nduced aging effect for nano-scale integrated circuits. The second\nresear
 ch topic is how to design application specific hardware\n(multi/many-core)
  systems. We have tried to look at some\ninteresting applications\, and ef
 ficiently mapped them onto\ndifferent hardware to get beggar energy/power 
 efficiency. I will\ntalk about a little bit more on our open source parall
 el\nimplementation of sparse LU decomposition on both CPU and\nGPU (www.ni
 cslu.weebly.com). For the third research direction\, we\ntry to explore th
 e possible computation model of the future\nenergy efficient computing sys
 tem by leveraging the computation\npower of new devices. I will try to sho
 w you some progress on the\napproximated computation using memristor\, and
  what we want to do\nin the next step.\n\nBio: Yu Wang is an Associate Pro
 f. in EE Dept\, Tsinghua\nUniversity. He received his B.S. degree in 2002\
 , and then\nPh.D. degree with honor in 2007 from Tsinghua\nUniversity. Dr.
  Wang's research mainly focuses on parallel\ncircuit analysis\, low power 
 and reliability aware system design\nmethodology\, and application specifi
 c hardware computing\,\nespecially for brain related topics. Dr. Wang has 
 authored and\nco-authored over 90 papers in refereed journals and\nconfere
 nces. Among them\, he received best paper award in ISVLSI\n2012\, best pos
 ter award in HEART 2012\, and 5 best paper\nnominations (ISLPED 2009\, COD
 ES 2009\, 2*ASPDAC 2010\, ASPDAC\n2012).  He is also TPC members for vario
 us VLSI/CAD\nconferences (DATE\, ASPDAC\, ISLPED\, ISQED\, and etc)\, and 
 serves as\nTPC co-Chair in ICFPT 2011\, Finance Chair of ISLPED 2012/2013\
 ,\nTPC Secretary of ASPDAC 2013\, Publicity Chair of ISLPED 2010.\n
LOCATION:SS03\, Computer Laboratory\, William Gates Building
END:VEVENT
END:VCALENDAR
