BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Talks.cam//talks.cam.ac.uk//
X-WR-CALNAME:Talks.cam
BEGIN:VEVENT
SUMMARY:Raising Computational Throughput and Energy Efficiency by Synthesi
 zing Software into FPGA Hardware - Prof Jason Anderson\, University of Tor
 onto
DTSTART:20141110T150000Z
DTEND:20141110T160000Z
UID:TALK56039@talks.cam.ac.uk
CONTACT:32721
DESCRIPTION:We describe a high-level synthesis (HLS) tool\, called LegUp\,
  under active development at the University of Toronto. LegUp accepts a C 
 program as input and automatically compiles the program to a hybrid archit
 ecture comprising a processor (a soft-core MIPS or a hardened ARM) and cus
 tom hardware accelerators.  Results show that LegUp produces hardware solu
 tions of comparable quality to commercial high-level synthesis tools. LegU
 p is open source and freely downloadable (http://legup.eecg.toronto.edu)\,
  providing a powerful platform that can be leveraged for new research on a
  wide range of HLS and hardware/software co-design topics.  The tool has b
 een downloaded by over 1000 groups from around the world since its initial
  release in March 2011.  The LegUp open-source project received the Commun
 ity Award at the 2014 Int'l Conference on Field-Programmable Logic and App
 lications (FPL).  The talk will overview LegUp's current capabilities\, as
  well as current research underway.\n\nBio:\nJason Anderson (http://jander
 s.eecg.toronto.edu) received the B.Sc. degree in computer engineering from
  the University of Manitoba\, and the M.A.Sc. and Ph.D. degrees in electri
 cal and computer engineering (ECE) from the University of Toronto (U of T)
 .  He is an Associate Professor with the Department of ECE\, U of T. From 
 1997-2008\, he was with the FPGA implementation tools group at Xilinx\, In
 c.\, in San Jose\, CA\, and Toronto\, ON.  Prof. Anderson has received six
  awards for excellence in undergraduate teaching\, three best papers award
 s\, holds 25 U.S. patents\, and has authored over 60 papers in refereed jo
 urnals and symposia.  His research interests include all aspects of comput
 er-aided design (CAD)\, architecture and circuits for FPGAs.
LOCATION:SS03\, Computer Laboratory\, William Gates Building
END:VEVENT
END:VCALENDAR
