BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Talks.cam//talks.cam.ac.uk//
X-WR-CALNAME:Talks.cam
BEGIN:VEVENT
SUMMARY:Enzian: A Research Computer for Rack-Scale and Datacenter Computin
 g - Timothy Roscoe (ETH)
DTSTART:20170915T100000Z
DTEND:20170915T110000Z
UID:TALK81211@talks.cam.ac.uk
CONTACT:Liang Wang
DESCRIPTION:Abstract:\n\n Traditional systems software research is facing 
 a new challenge to\n its relevance.  Modern hardware CAD systems\, the dri
 ve to lower\n power and "dark silicon"\, FPGAs\, and other factors have ma
 de it\n both easy\, quick\, and cheap for system vendors to build custom\n
  hardware platforms.  Almost any function can now be put into\n silicon or
  reconfigurable logic: the choice of exactly what\n *should* be built is a
  short-term business decision based on\n markets and workloads.\n\n Such h
 ardware qualitatively changes how systems\, including system\n software\, 
 should be conceived and designed.  However\, most\n published OS research 
 in rack-scale\, embedded\, or datacenter\n computing only uses affordable 
 commodity platforms for which\n documentation is available to researchers.
   Academia and industry\n practice are diverging.\n\n Enzian is an attempt
  to build a computer at ETH Zurich (with help\n from Cavium and Xilinx) to
  bridge this gap in a way not possible\n with commodity hardware or simula
 tion.  Enzian nodes closely couple\n a server-class CPU SoC with a large F
 PGA in the same coherence\n domain\, with abundant network bandwidth to bo
 th chips.  It is\n designed for maximum research flexibility\, and can be 
 used in many\n ways: a high-end server with FPGA-based acceleration\, a mu
 ltiport\n 200Gb/s NIC supporting custom protocols and cache access\, a\n p
 latform for runtime verification and auditing of system code\, to\n name b
 ut three.
LOCATION:FW26\, Computer Laboratory\, William Gates Building
END:VEVENT
END:VCALENDAR