![[Search]](/static/images/search.gif){kind=small}
![[A-Z Index]](/static/images/az.gif){kind=small}
![[Contact]](/static/images/contact.gif){kind=small}
![[University of Cambridge]](/static/images/identifier2.gif){kind=small}
![[Talks.cam]](/static/images/talkslogosmall.gif)
Philip Watts
Wednesday 03 June 2009, 16:15-17:15
A Photonic Chip-to-chip Network for C3D
- đ¤ Speaker: Philip Watts
- đ Date & Time: Wednesday 03 June 2009, 16:15 - 17:15
- đ Venue: SS03, Computer Laboratory, William Gates Building
Questions? Contact
Prof Simon Moore
Abstract
The talk will summarise the recent technological developments which enable viable chip-to-chip networks: silicon photonics and 3D/SiP integration. Next, the constraints imposed by photonic networking, in particular the lack of buffers will be discussed. Finally, work on an initial cross-bar network model for C3D (to compare with electronic alternatives) will be described.
Series This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.
Included in Lists
- All Talks (aka the CURE list)
- bld31
- Cambridge talks
- Computer Laboratory Computer Architecture Group Meeting
- Department of Computer Science and Technology talks and seminars
- Interested Talks
- School of Technology
- SS03, Computer Laboratory, William Gates Building
- Trust & Technology Initiative - interesting events
- yk449
Note: Ex-directory lists are not shown.