Abstract

Reconfigurable systems are increasingly being employed in a large class of today’s heterogeneous real-time systems which often demand satisfaction of stringent timeliness constraints. However, executing a set of hard real-time applications on reconfigurable systems such that all timing constraints are satisfied while also allowing efficient resource utilization requires effective scheduling, mapping and admission control strategies. In case of hardware tasks the reconfigurable space can considered as partitioned into tiles, which can be mapped to the tasks based on logic requirement and execution deadline. The tradeoff between task throughput, resource and energy requirements can be suitably handled in the run time by considering suitable hardware variants of the tasks that can be mapped through full/partial reconfiguration.

This lecture will brief on the preliminary concepts of task processing on FPG As using soft and hard cores and the related architectural design. Scheduling strategies will also be introduced in regards to efficient mapping of tasks on reconfigurable cores both in full and partial reconfiguration domain.